Abstract-Tunnel FETs (TFETs) are being intensively investigated for their potential in achieving subthermal switching slopes and extremely low leakage currents. Recently, a promising concept has been proposed: the electron-hole bilayer TFET (EHBTFET), which exploits carrier tunneling through a biasinduced electron-hole bilayer. In this paper, we show that, through appropriate optimization of the Ge EHBTFET, it is possible to achieve superior static characteristics at low supply voltages, when compared with a double-gate Ge MOSFET with similar geometry. 
On the Static and Dynamic Behavior of the Germanium Electron-Hole Bilayer Tunnel FET I. INTRODUCTION I N THE last years, a rising interest of the scientific community in tunnel field-effect transistors (TFETs) has been observed [1] [2] [3] [4] [5] [6] . This has been mainly motivated by the appealing possibility of achieving subthermal switching slopes and extremely low leakage currents. Due to their reverse-biased gated p-i-n diode configuration, in fact, tunnel FETs (TFETs) benefit from an OFF-current (I OFF ), which is as low as in junction diodes and thus very reduced. At the same time, the carrier injection mechanism at the source, based on quantum band-to-band tunneling, allows steep current increments with 
where q is the elementary charge, E ch v is the valence band in the channel, and E s c is the conduction band in the source [7] . In MOSFETs, on the other hand, the smallest subthreshold swing achievable can be expressed as
where k is the Boltzmann constant, T is the temperature, and q is the elementary charge [8] . From (1) and (2), it is straightforward to notice a vanishing value of the SS in TFETs for ∆Φ → 0 or V G → 0, whereas the MOSFET swing value is always limited at 60 mV/dec at room temperature. However remarkable these advantages can be, TFETs are accompanied with some intrinsic limitations. Among them is the lower drive current that they provide, compared with the well-established MOSFET switch. In order to overcome this issue, much effort has been spent in the direction of low-bandgap materials, such as III-V or carbon-based semiconductors [1] , [9] . In parallel, different solutions have been proposed in order to achieve enhanced tunneling rates by optimizing the device geometry. Several architectures have been explored to improve conduction by aligning the tunneling direction to the gate electric field [10] [11] [12] [13] . Among these, a new promising concept has been recently proposed: the electron-hole bilayer TFET (EHBTFET), which exploits carrier tunneling aligned to the gate field through the formation of a 2-D bias-induced electron-hole bilayer [14] [15] [16] .
In this paper, we study the static and dynamic behavior of the Ge EHBTFET and demonstrate that this device is a likely candidate for low supply voltage (V DD ) applications, as it exhibits improved static characteristics and reduced leakage power consumption when compared to a double-gate Ge MOSFET with similar geometry. The choice of Ge, rather than III-V semiconductors, is justified by the compatibility of integration on germanium-on-insulator (GeOI) technology.
II. DEVICE PRINCIPLE AND SIMULATIONS
One of the most common TFET implementations consists of a double-gated p-i-n architecture [3] , as in Fig. 1(a) , operated in symmetric bias mode in order to create an inversion layer in the 0018-9383/$31.00 © 2012 IEEE intrinsic region and to allow the onset of lateral tunneling from the source to the inverted layer [ Fig. 1(b) ]. The EHBTFET is implemented using the same structure, with the only difference of slightly slanting the two gates in order to avoid parasitic lateral tunneling and ambipolarity effects [ Fig. 1(c) ]. The tunneling occurs when the top/bottom gates are biased asymmetrically: in this way, an inversion and accumulation layer are created at the two gate interfaces, and tunneling is triggered from one carrier layer to the other after a certain bias difference. Such behavior has been experimentally observed in ultrathin silicon-on-insulator transistors by Choi et al. in 1994 [17] . In addition, a similar device concept, exploiting single carrier tunneling, has been reported by Simmons et al. in 1998 for resonant negative differential resistance applications on thick (≥ 240 nm) modulation-doped III-V heterostructures [18] .
The tool used to perform the simulations in this paper is Synopsys Sentaurus Device E-2010.12 [19] . The band-toband tunneling model used is based on the calculation of a dynamic nonlocal tunneling path and computes electron and hole generation by direct and phonon-assisted processes [20] . A trap-assisted tunneling model [21] is also activated in order to appropriately take into account Shockley-Read-Hall (SRH) lifetime reduction and thus properly model the leakage current in the structure. In addition, the Philips Unified Mobility Model is also included [22] .
As explained in our previous work [15] , the computation of 2-D electron and hole concentrations is corrected through the adoption of the density gradient quantum correction model [23] since the thickness of the semiconductor layer is 10 nm and quantum effects should be taken into account. The corrections have been calibrated on the solutions of the Sentaurus 1-D Schrödinger equation solver in order to have matching carrier concentrations between Schrödinger and density gradient results. Calibrated model parameters are given as follows: γ n = 4.85, γ p = 4.84, η n = 0.73, η p = 0.80, θ n = 1.12, and θ p = 1.36 [19] .
The device parameters used in this work (unless differently specified) are germanium body thickness t Ge = 10 nm, gate oxide (HfO 2 ) thickness t ox = 3 nm and permittivity ox = 25, source and drain doping concentrations The purpose of this optimization is also the linearization of the EHBTFET output characteristics at low drain voltage, as it results that the workfunction change can reduce and eliminate the superlinear behavior previously observed in the I D -V D [15] . Moreover, with similar driving capabilities, it will be possible to effectively determine the real advantages of a complementary EHBTFET inverter circuit at low supply voltage in comparison to its MOSFET counterpart on both a static and a dynamic point of view.
III. RESULTS AND DISCUSSION

A. Static Behavior
Analysis of the static behavior of the EHBTFET is of primary importance, as it draws attention to the main motivation for the investigation of TFETs. In fact, the EHBTFET shows a 4-declower I OFF current (I D -V G ) when compared with a quasi-ideal MOSFET ( Fig. 2) , with 0.7 fA/µm versus 14 pA/µm, limited only by SRH generation. At the same |I ON | ∼ 0.18 µA/µm, this implies an average SS of 30 mV/dec against 60 mV/dec and an I ON /I OFF ratio of ∼10
The plots show clearly that the device parameters could be adjusted to further reduce the "transition voltage" (V TR ), which is the threshold where the onset of tunneling occurs, and increase the EHBTFET I ON without increasing the leakage. On the other hand, this cannot be applied to the MOSFET since a downshift in the threshold voltage V TH of 60 mV would imply an increase of 1 dec in both the I ON and the I OFF of the transistor, keeping the same V DD value. For the sake of simplicity, we are here considering simply the case in which the MOSFET is in the subthreshold regime, operated at low supply voltage.
Concerning the output characteristics (I D -V D ), the EHBTFET exhibits good saturation at high |V D | and, thus, large output resistance R out (Fig. 3 ). This is due to the higher immunity of TFETs to short channel effects (SCEs), which is one among the most noteworthy advantages of this kind of device. In contrast, due to channel length modulation, the MOSFET presents no clear current saturation. It can be observed that, at low |V D |, the EHBTFET has been optimized to achieve a quasi-linear current increase with the drain voltage, simply by tuning the gate workfunctions. In fact, superlinearity at low |V D | is a common electrostatic issue in TFETs and has to be avoided, as it impacts the circuit performances of the device for logic applications, causing elevated settling times and consequently higher actual leakage power and degradation in noise resilience.
Taking advantage of the high symmetry of p-and n-type device characteristics, complementary EHBTFET and MOSFET inverters have been simulated using the same width for pull-up and pull-down transistors W n = W p = 1 µm. It has to be noted that the absolute width values, differently from the width ratio, have no impact on the voltage transfer characteristics (VTCs), since they are a function of threshold voltages (V TH ) and the product of transconductances (g m ) and output resistances (R out ), all independent of width to a first-order approximation. Clearly, for dynamic behavior, width values should be carefully optimized according to timing requirements and the load to be driven.
The inverters consist of a pull-up p-type transistor and a pull-down n-type transistor, as shown in Fig. 4 (inset) . For the MOSFET, the three terminals are connected in a standard configuration, i.e., source of the n-type to ground, drain of p-and n-type to the output, gate of p-and n-type to the input, and source of the p-type to V DD . For the EHBTFET, these three terminals are connected in the same way; however, in addition, the bottom gate of the n-type is connected to ground, and the bottom gate of the p-type is connected to V DD . The VTCs have been simulated using MMSIM 7.2 Spectre, employing a tablebased model that takes in input quasi-stationary results from Sentaurus Device.
As shown in Fig. 4 , it is observed that the MOSFET has better VTC characteristics at high V DD , mainly due to its exponential increase in transconductance with
, which outweighs the advantage of EHBTFET's higher output resistance. On the other hand, at low supply voltage, the EHBTFET-based inverter exhibits narrower transition range and is thus more resistant to noise than the MOSFET-based inverter. At V DD = 0.25 V, in fact, the EHBTFET versus MOSFET noise margins (NMs) are NM L = 110 mV versus 91 mV and NM H = 131 mV versus 107 mV (Fig. 5) , respectively. The EHBTFET also offers superior regenerative properties compared with the MOSFET at V DD = 0.25 V, owing to its doubled inverter gain (|g MAX | = 90.13 versus 48.41). The reason behind this is the improved saturation behavior and the higher |g m | of EHBTFET. In fact, as the transconductance term in MOSFET has a large exponential decrease with the supply voltage, its performances are degraded at low V DD . The EHBTFET, instead, has a transconductance term more robust to V DD scaling and shows higher R out than MOSFET for the entire V DD range of interest.
Summing up all these properties, i.e., low leakage current (I OFF ), high gain of the inverter (|g MAX |), wide NMs, and robustness to supply voltage (V DD ) scaling, it is possible to conclude that EHBTFETs stand out as very promising devices for static gates with low switching activities. For their potential, they are thus likely to be targeted for low-voltage static randomaccess memory (SRAM) cells (like conventional TFETs [24] ), as they offer superior static behavior for low operating/standby power applications.
B. Dynamic Behavior
The simulations of the dynamic behavior of the devices have been performed using the Sentaurus Device Mixed-Mode environment [19] . First, a preliminary study of the device capacitances has been led, in order to have better understanding of the small-signal characteristics. In particular, as TFETs are commonly affected by enhanced Miller effect due to their high input-to-output capacitance, the small-signal total gate (C gg ) and gate-to-drain (C gd ) capacitances are investigated (Fig. 6) . As it turns out, in the EHBTFET, C gd constitutes a considerable fraction of C gg (∼ 50%) over the whole supply voltage range of interest, although remarkably less than the value generally reported on conventional TFETs [25] . The MOSFET is also affected by the same issue at low |V DD |, as in the far subthreshold regime, the gate-to-drain capacitance is also reaching about 50% of the total gate capacitance. However, the EHBTFET exhibits higher total gate capacitance, i.e., ∼1.35 fF versus ∼0.65 fF, which results in longer device delays. The larger C gg is mainly caused by the gate/drain underlap in the EHBTFET structure, which doubles the gate electrode area and, in turn, the total device capacitance. It can be noted that the device delay would not be affected by a reduction in the device capacitance, achievable by reducing the gate length or width. In fact, a reduction in the gate area would also reduce the 2-D tunneling surface, lowering I ON . Being the delay proportional to C gg /I ON , the same reduction factor at the numerator and the denominator of this fraction would leave the performances unchanged.
Transient mixed-mode simulations are run for two circuits: 1) a three-stage inverter chain to examine the settling behavior in detail and 2) a three-stage ring oscillator to determine the switching speed. Each stage of the two blocks is composed of a complementary inverter, consisting of a p-type transistor for the pull-up branch and an n-type transistor for the pull-down branch, as shown in Fig. 4 (inset) , and explained in the previous section, and with the same width W n = W p = 1 µm.
The test bench for the inverter chain consists of a squarewave generator with 50% duty cycle and wave period T in = 200 ns, connected to the input of the device under test. Logic "0" is 0 V, whereas logic "1" is V DD = 0.25 V, and the generated sequence is "010," i.e., 1.5 periods. Ramp-up and rampdown time frames are of the equal duration of 5 ps. The output is not connected to any load, and only the first and second stage outputs are examined. The ring oscillator test bench, on the other hand, is consisting of the sole circuit, as the instability of the system is triggering the oscillating behavior.
As explained in the previous comparison of device capacitances, due to the Miller effect, both devices are subject to a nonnegligible voltage overshoot and increased delays in switching events. In effect, from the inverter chain transient analysis, the extracted overshoot for the output of the first stage is 115 mV for the EHBTFET (Fig. 7) and 95 mV for the MOSFET (Fig. 8) . Rise/fall times (symmetric) are larger in the EHBTFET, with ∼7.3 ns versus the ∼2.3 ns of the MOSFET, i.e., a ratio of about 3-to-1. As a result of the increased rise/fall times of the input signal, this ratio increases to almost 4-to-1 for the output of the second stage, with ∼30 ns versus ∼8.1 ns, but the overshoot difference is reduced, with 67 mV versus 54 mV. As previously stated, the dynamic performances of the EHBTFET are not only penalized by the Miller effect, in the same way as the MOSFET in the subthreshold regime, but also by the larger total gate capacitance.
Current waveforms with respect to time shown in Fig. 7 give a better understanding of the impact of the increased device capacitance. It takes about 100 ns for a full discharge of an EHBTFET inverter, i.e., more than 13 times the time required for the first output signal to change from high to low (90% to 10% of V DD ) or vice versa, from low to high (10% to 90% of V DD ). This is quite large compared to the time needed for a The larger device capacitance degrades the dynamic behavior of the device, compared to MOSFET (Fig. 8) . It takes almost 100 ns (T in /2) for a complete discharge cycle, but the saturated leakage current is less than 1 fA. MOSFET inverter to fully discharge, i.e., ∼16 ns, about seven times its rise/fall time period (Fig. 8) . However, if, instead of considering the time needed for a full discharge, we consider the time needed to reach the same leakage as in MOSFET, the EHBTFET discharge time goes down to about 50 ns. This means that the EHBTFET can be operated at higher frequencies at the cost of increased leakage power, but the advantages of this device are truly observed for low-frequency applications or in the presence of a low number of switching events: the negligible standby currents (< 1 fA) are in fact dramatically lower than in MOSFET (∼12 pA).
Concerning the three-stage ring oscillator, as expected from device capacitance and current characteristics, the oscillation frequency (f ) of the EHBTFET circuit is always lower than that of the MOSFET counterpart (Fig. 9) , mainly due to the larger C gg /I ON ratio. At higher supply voltages, the MOSFET oscillates up to 487 times faster, with 73 GHz versus 150 MHz at V DD = 0.5 V. However, this ratio is reduced to only 3-to-1 for low supply voltages, i.e., 41 MHz versus 14 MHz at V DD = 0.25 V. This implies propagation delays t p = (T /2N ) of 4 and 11 ns, where T is the oscillation period and N is the number of stages in the ring oscillator, respectively. It has to be noticed that these values are in good agreement with the second-stage propagation delays of the three-inverter chain in Figs. 7 and 8 . The considerable reduction in the MOSFET's speed with V DD (more than 3 dec) can be explained by the exponential decrease of the subthreshold drive current (f ∝ I ON ): the frequency curve is, in fact, a straight line on the logarithmic plot, which starts bending in proximity of the device threshold voltage, close to V DD = 0.5 V. In contrast, the EHBTFET frequency drop from 0.5 to 0.25 V is of approximately only 1 dec: also in this case, the frequency trend is dictated by the V DD dependence of the transistor current, but it turns out to be more robust to voltage scaling than in MOSFET. The following comparison among the devices in terms of dynamic behavior is based on the energy-delay product (EDP), and it is shown in Fig. 10 . The EDP metrics has been introduced in order to objectively assess both the energy consumption and the speed of the transistors, as usually one term can be reduced to improve the other, and vice versa [26] . This term can be expressed as
where i PU is the pull-up transistor current of one stage. The evolution of the EDP with respect to the supply voltage follows essentially the evolution of the delay, whose decreasing trend with V DD dominates over the energy variation. Thus, the EDP in the EHBTFET is always larger than that in the MOSFET since not only the energy component, proportional to
DD (with C L being the load capacitance), but also the delay is larger. Likewise, in the V DD range 0.5-0.25 V, the large EDP difference observed for the MOSFET, i.e., 2.10 × 10 −9 to 7.44 × 10 −7 aJ · s, reduces to a negligible difference for the EHBTFET, i.e., 2.08 × 10 −6 to 6.11 × 10 −6 aJ · s. A complete energetic analysis is given in Fig. 11 , following the approach suggested in [27] . The total switching energy of an inverter can be, in fact, nominally separated in two components, i.e., dynamic (E dynamic ) and leakage (E leakage ):
where α is the activity factor, and I leakage is the transistor leakage current. Using this approach, it is possible to distinguish the effective contributions for energy efficiency. In (4), we compute E dynamic starting from the charge by integrating the stage current over time: this is valid as far as the devices are constantly switching and thus do not include any standby leakage, which is the case for the simulated three-stage ring oscillators. For α, we used the value of 0.01, as given in [28] . As far as (5) is concerned, E leakage is computed from static calculations of I leakage and quantifies the energy that would be consumed over a period T by an inverter stage when this is not switching. The plot clearly depicts the performances of the two devices in terms of energy efficiency, along with some important perspectives concerning voltage scaling. The dynamic energy component results to be comparable for the two devices, ranging from 1.8 to 19 aJ for the supply voltage interval in analysis, and with no more than a 1-dec difference (∼10 aJ) among the points of the two curves. The EHBTFET leakage energy, which is considered for one period T and for a given supply voltage V DD , is always at least five orders of magnitude smaller than the dynamic energy and is thus absolutely negligible. Contrariwise, the leakage contribution in MOSFET is negligible at relatively large V DD values but increases exponentially as V DD goes down to 0.25 V, where it reaches the value of 8.2 × 10 −2 aJ. Compared to the "useful" dynamic energy contribution, this fraction constitutes about the 5%. Moreover, if the activity factor is decreased to 0.001, i.e., in the presence of a very low number of switching events, this fraction would further rise up to half of the dynamic energy component, whereas, in the EHBTFET, there would still be more than 4 dec of difference.
IV. CONCLUSION
We have studied the static and dynamic behaviors of the germanium EHBTFET, which is a device concept that makes use of a bias-induced electron-hole bilayer in order to generate 2-D vertical carrier tunneling. In such structure, this effect is produced after sufficient bending of the energy band edge profiles in the semiconductor channel, achieved by asymmetric gate biasing, so that the potential barrier is thin enough to produce an abrupt onset of band-to-band tunneling. EHBTFET static characteristics and dynamic behavior are studied by 2-D numerical simulations and compared with a double-gate germanium MOSFET with 60 mV/dec SS. The study of static characteristics showed that, through appropriate optimization of the EHBTFET, it is possible to achieve superior performances at supply voltages as low as V DD = 0.25 V, i.e., high I ON /I OFF ratio (∼10 8 ), steep average SS (∼30 mV/dec), large NMs (NM L = 110 mV; NM H = 131 mV) and high inverter gain (|g MAX | = 90.13). These EHBTFET features enable a great potential for static gates applications where low standby and operating power is demanded, e.g., for low-voltage SRAM cells.
The investigation of the dynamic behavior revealed that the EHBTFET suffers from the "enhanced Miller capacitance" effect but is less than conventional TFETs. Similarly, the MOSFET in the subthreshold regime is not immune to it. However, it is mainly due to the increased total gate capacitance and not to Miller effect, i.e., that the EHBTFET can be operated at one third of the MOSFET frequency for the same drive current value. This plays a fundamental role in the increased EDP, which results to be at least 1 dec larger than in MOSFET (6.11 × 10 −6 versus 7.44 × 10 −7 aJ · s). However, by comparing on the same plot dynamic and leakage energy contributions, the EHBTFET results to be more oriented to energy efficiency and robust to voltage scaling than MOSFET, as its leakage component is far from approaching the dynamic component of the switching energy at all the V DD values of interest, whereas, in MOSFET, it increases exponentially with decreasing supply voltage and turns out to be a nonnegligible fraction of the switching energy at V DD = 0.25 V.
